


# Secure Processors


Typical Computer Trusted Computing Base (TCB)

Software

Hardware




# Single-Chip Secure Processor



- Shrink software TCB to thousands of LOC.
- Still trust the hardware processor.

# Untrusted Memory




attacker: OS, physical access

Confidentiality: Encryption

Memory latency increase  
hurts performance  
(most programs are memory  
bottlenecked!)


# Direct - Block Encryption

Cipher Block Chaining (CBC) mode  
Cache Block



# One-Time-Pad Encryption

## One-time-pad (OTP)



XOR'ing is fast!  
How to store  $OTP[i]$ 's?  
- can't store in untrusted DRAM!

# Counter-Mode Encryption

Generate OTPs from timestamps  
with AES! Store timestamps  
with encrypted blocks in memory.

L2-Cache-Writeback:

1.  $TS = TS + 1$

2. a.  $OTP = AES_k(Addr, TS)$

b.  $EB = B \oplus OTP$

3. Write  $TS, EB$  to memory

L2-Cache-Miss:

1. Read  $TS$  from memory.

2. in parallel  $\left\{ \begin{array}{l} OTP = AES_k(Addr, TS) \\ \text{Read } EB \text{ from } Addr \text{ in} \\ \text{Memory} \end{array} \right.$

3.  $B = EB \oplus OTP$

Cache  
TS's  
on-chip,  
Speculate

# Active Attacker / Integrity

Just use a MAC:

addr1	EB	MAC(EB, addr1)
addr2		

Untrusted DRAM

Problem: Replay attacks


Suppose program writes:

$EB_1, \text{MAC}(EB_1, \text{addr}_1)$

$EB_2, \text{MAC}(EB_2, \text{addr}_1)$


adversary ignores this write.  
return this value on next read  $\Rightarrow$   
no failure/detection.

# Merkle/Integrity Tree



Store **root** in processor  
secure memory  $\Rightarrow$  cannot be  
tampered with. **root**  
checked on reads, updated  
on writes.

# Tree Operations: Read



Read  $v_3$

Read  $v_4$

Read  $h_2$

Compute  $h_2' = h(v_3, v_4)$

check  $h_2' = h_2$


Read  $h_1$

Compute  $root' = h(h_1, h_2')$

check  $root' =$  processor root

Collision-resistant  $h()$  provides security  
Adversary can't modify  $v_3, v_4, h_2, h_1$  to match root.

# Tree Operations : Write



Write  $v_2'$

read  $v_1$

Compute  $h(v_1, v_2') = h_1'$

write  $h_1'$

read  $h_2$


Compute  $h(h_1', h_2) = \text{root}'$

Update processor root with  $\text{root}'$



Caching intermediate hashes in trusted processor cache improves performance significantly.

# Intel SGX

- Memory encryption & integrity verif.



← TRUSTED + MICROCODE ROM




← entry  
← entry

cpu ensures each EPC page belongs to exactly one enclave.

# SGX Leaks

- Untrusted OS/app can attack enclave via (shared) cache timing attacks.
- Address Translation Leak



Untrusted OS manages its and enclaves' page tables!



# Controlled-Channel Attack Paper

1. Malicious Hypervisor sets P (present) flag to 0 on all page table entries, lets enclave execute.
2. First memory access causes a page fault. Hypervisor maps faulting page & resumes enclave execution. ← sees page address
3. Next page fault, hypervisor maps in new page, and unmaps previous page, so it can see enclave's memory access pattern at page granularity (minus offset)
4. Instruction execution ↔ pages mapping  
↳ gives control/secret data. using offline analysis.


# Sanctum Design

## Partitioned Cache



Address



Enclave





WARD  
MARD




# Sanctum Design

Page table isolation  
Physical Mem

Enclave A  
Virtual Addr  
Space



Enclave B  
Virtual addr  
Space



Enclave page tables (PTs) inside  
enclave memory (isolated from OS)  
- need some hardware to multiplex PTs

# Enclave Life cycle (Simplified)

