Modular Full-System Verification of Hardware

Muralidaran Vijayaraghavan and Joonwon Choi

1 Introduction

Verification of systems can mean different things depending on the properties being verified. On one hand, one can verify if a system satisfies certain safety properties (for example, a program never divides by zero) and on the other hand, we have full-system verification (for example, a sorting function sorts its inputs, i.e., create an ordered permutation of the input). This paper focuses on the problem of full-system verification for hardware designs.

What does a full-system verification for a hardware design entail? Does it mean verifying an exhaustive list of properties that a design must obey? Another way of doing full-system verification involves describing two systems: a simpler specification and a more complex implementation and showing that the implementation is indistinguishable from the specification. Our methodology proposes using the latter technique for verification.

This brings to the question of how to give a hardware specification and its implementation, and what the respective semantics are. Our proposition is to use the same language to describe both the specification and implementation and prove a simulation relation from the implementation to the specification, i.e., a relation between a state in the implementation to the state in the specification iff the state reached by the state transitions in the implementation is also reachable by the state transitions in the specification.

State transitions are a straightforward concept when it comes to sequential systems. However, hardware systems are highly parallel, so a discussion of the specification of state transitions in hardware systems is warranted.

The commonly used technique for describing hardware systems is in the form of Register-Transfer-Level (RTL) descriptions. Here, all the (finite) state present in the hardware system is specified, along with the inputs and outputs for the overall system, and a state transition is specified in terms of the current state, and the current set of inputs, producing a new state and a new set of outputs.

The above description requires global specifications. But realistic systems are too big to be designed using global specifications, and must instead be broken into smaller modules. These modules are again RTL descriptions, and they are interconnected by joining the inputs of one modules to outputs of another modules, making sure that there are no cycles comprising of inputs and outputs which does not begin or end with a state element (these are called combinational cycles).

While RTL-based languages (like Verilog and VHDL) still dominate the industry for specifying hardware, there is a severe shortcoming in designing hardware using
these languages. RTL descriptions are synchronous in that they tie the functionality of a design with the timing behavior. For instance, if a register state is added to the output of say a multiplier module, the rest of the system that the multiplier is connected to will receive the output of the multiply operation in the next transition (i.e. clock cycle, in terms of hardware) and thus has to be redesigned, making the entire system fragile.

An alternative way to specify hardware is using guarded atomic actions à la Bluespec [1]. Here, the hardware system is specified in terms of several atomic transactions or rules, each of which describes how the state of the system changes when the rule fires, i.e., the transaction happens. The state reached by the overall system is given by some sequence of firing of rules. The hardware circuit generated by a Bluespec compiler is smart enough to schedule non-conflicting transactions concurrently, thus improving performance.

We are going to use Bluespec-like descriptions as a starting point for hardware descriptions as these specifications are not as fragile as RTL descriptions. We developed a DSL in Coq for writing Bluespec-like specifications. We give modular semantics for this language, i.e., semantics of a module without knowing about the other modules in the system. The semantics relate these modules to labeled transition systems (LTSes) [3, 4], a well known theory for describing communicating processes.

Our overall goal is to make this Bluespec-like DSL in Coq expressive enough to describe hardware systems easily. From these descriptions, we would like to generate hardware circuits (in Verilog) eventually. But in this project, we focused only on developing a modular semantics for this language and verifying simple hardware system examples using the language and its semantics. Figure 1 gives the overall

![Figure 1: The overall roadmap of the project](image-url)
roadmap of this project and what we have achieved in the course of the 6.888 class. Before taking this class, we had done preliminary research to make all the decisions that we have taken for this class, namely using Bluespec-like descriptions, and the feasibility of this approach to verify complex systems. This preliminary research was submitted earlier to CAV, and has since been accepted. We are also attaching a copy of that paper for reference.

**Paper Organization** We start with a description of the syntax and semantics of the Bluespec-like DSL language in Section 2. We also describe the various issues in describing modular semantics for this language, and how these issues were solved. In Section 3, we describe the examples that we verified, namely that a single processor connected to an atomic memory and a register file implements sequential consistency. Finally, in 4, we describe how we want to take this project in the future, including verification of a more realistic and complex example involving coherent cache hierarchy and multiple processors, and developing a verified compiler à la CompCert [2] to synthesize the descriptions into hardware circuits.

## 2 Labeled Transition System Language for Specifying Hardware

We begin this chapter by giving the syntax for specifying hardware. A hardware module is similar to a notion of class in well-known language systems such as C++/Java. Each module has its own local state, internal state transition mechanism, and methods dealing with external requests. Once we define the module, the next step for specifying hardware is to develop the way of communication among modules. We adopted the notion of LTS to define such characteristics.

We give a syntax for modular hardware specifications in Section 2.1, relating it with the semantics of LTS. In Section 2.2, we present the LTS semantics. In Section 2.3, we present the definition of trace refinement, to determine if one LTS implements another.

### 2.1 Syntax for the LTS language

A module in LTS language consists of registers with initial values, methods and rules (see Figure 2 for a block diagram of a module). Methods and rules consist of actions. An action is either a call of a method of a different module, passing an expression as an argument, a variable-to-expression binding, writing of an expression into a register, a conditional action, an assertion or returning an expression (which is relevant only when the action is in a method’s definition).

The expressions in this language correspond to register reads, constants or operations on other expressions. Symbol : represents a list of elements. Henceforth we will use $r$ and $c$ as a representative symbol for registers and constants, respectively.
Expression \( \langle e \rangle \ ::= r \)
\[
| \quad c \\
| \quad \text{op } \vec{e}
\]

Actions comprise of register writes, method calls, expressing bindings, conditional actions, asserts and return actions. They are defined using the Continuation Passing Style (CPS) syntax. Each action except the return action contains a continuation which is terminated by the return action.

Action \( \langle a \rangle \ ::= r := e; \ a \\
| \quad \text{let } x = f(e); \ a \\
| \quad \text{let } x = e; \ a \\
| \quad \text{if } e \text{ then } a \text{ else } a; \ a \\
| \quad \text{when}(e); \ a \\
| \quad \text{return}(e)
\]

Finally, a module is defined as follows:

Basic Module \( \langle \mathcal{M} \rangle \ ::= \langle \langle r, c \rangle; \ \langle g, a \rangle; \ \langle f, \lambda x. a \rangle \rangle \)

Lastly, our entire hardware system consists of a tree hierarchy of modules, where the leaves are basic modules. Figure 2 actually shows two modules in the hierarchy, where the first module calls a method \( f \) of the second module (the method calls are matched via names). The modules are composed using \( \oplus \) and we can hide certain methods of a module using \( m/\vec{f} \) which hides all modules other than those in the list \( \vec{f} \). Overall, the composition is given by \( m \) as follows:

\( \langle m \rangle \ ::= \mathcal{M} \\
| \quad m \oplus m \\
| \quad m/\vec{f} \)

The register names and method names are unique across all the modules which are hierarchically composed. For defining the semantics later, we want to be able to get the names of the registers and methods defined in a hierarchical module. We
also want to get the initial value for all registers in a hierarchical module. Registers can be obtained using function \texttt{regs}, rules obtained by \texttt{rules}, methods obtained by \texttt{defs}, and the initial values obtained by the \texttt{regInits} function. We use function \( \pi_i \) to project the \( i \)th value in a tuple (starting with 1), and for a non-tuple single value, \( \pi_1 \) returns that value.

\[
\text{regs } M = \text{map } \pi_1 (\text{map } \pi_1 M) \\
\text{regs } (m_1 \oplus m_2) = \text{regs } m_1 \cup \text{regs } m_2 \\
\text{regs } (m/p) = \text{regs } m \\
\text{rules } M = \text{map } \pi_1 (\text{map } \pi_2 M) \\
\text{rules } (m_1 \oplus m_2) = \text{defs } m_1 \cup \text{defs } m_2 \\
\text{rules } (m/p) = \text{defs } m \\
\text{defs } M = \text{map } \pi_1 (\text{map } \pi_3 M) \\
\text{defs } (m_1 \oplus m_2) = \text{defs } m_1 \cup \text{defs } m_2 \\
\text{defs } (m/p) = \text{defs } m \cap p \\
\text{regInits } M = \pi_1 M \\
\text{regInits } (m_1 \oplus m_2) = \text{regInits } m_1 \cup \text{regInits } m_2 \\
\text{regInits } (m/p) = \text{regInits } m
\]

### 2.2 Semantics of LTS

#### 2.2.1 Semantics for Expression

We first give the deterministic, denotational semantics of evaluating an expression when given a map of register values. \([op]\) returns a function which is semantically equivalent to the operation performed by \( op \) on the list of expressions. It takes the current register mapping \( \sigma \) as an argument.

\[
[r] \sigma = \sigma r \\
[e] \sigma = e \\
[op(es)] \sigma = [op] (\text{map } (\lambda e.([e] \sigma)) es)
\]

#### 2.2.2 Semantics for Action

Next we give the nondeterministic, relational semantics of an action \( a \), which are given by the following judgments denoting transition relations from the current register mapping \( o \) to a set of register updates \( u \), with an indication of the methods from other modules (composed with the current module using \( \oplus \)) being called \( cs \) along with the arguments passed and the return values expected and the return value of the action \( v \). The judgment for actions are of the form: \( o \vdash a \xrightarrow{cs} (u, v) \).

One point to note in a judgment for actions is that the return values of the called methods \( cs \) will eventually be supplied by the execution of the method defined in the module being composed with the current module using \( \oplus \); they are effectively unknown free-variables for the current action at this point.

We use \( a \# b \) to denote \( \text{map } \pi_1 a \cap \text{map } \pi_1 b = \{\} \), \textit{i.e.,} given two sets of tuples (or single values) \( a \) and \( b \), their first values (or the only values) are disjoint.
2.2.3 Semantics for Basic Module

From this, we define the semantics for a module. The judgments define a transition from current register mapping \( o \) to a set of register updates \( u \), with an indication of the defined method along with the argument expected and the returned value, the methods from other modules being called \( cs \) along with the arguments passed and the return values expected, and whether the current transition is happening because of the rule \( g \) or because of a method (indicated by Rule\( (g) \) or Meth\( (g) \). We also allow combining multiple methods; this is needed to permit calling of multiple methods of a module from another module’s rule or method, the latter module composed with the previous module using \( \oplus \). The judgments are of the form: \( o \vdash M \langle \ell, ds, cs \rangle \rightarrow u \), where \( \ell \) is either Rule\( (g) \) or Meth\( (g) \), and \( ds \) is the set of methods whose transitions are allowed in this judgment. Just like how action judgments had a free-variable denoting the return values of the called methods, the judgment for a module has free-variables denoting the arguments for the methods defined in the module (which will be supplied by another module composed with the current module using \( \oplus \)).

As mentioned before, no register name or method name is being duplicated in a module, and the domain of the register mapping is given by the register names defined in the module. We will not litter the semantics by writing these conditions.
2.2.4 Communication of modules with Labels

Once we are equipped with the semantics for basic modules, now we have to consider how to give semantics for communication among modules. As mentioned in Section 2.1, modules are combined like a binary tree, so inductively it is sufficient to deal with the case where two modules are combined.

Figure 2 shows the basic communication case between two modules. The rule in module \( A \) calls the method \( f \) with an argument value \( a \) in module \( B \), which returns value \( v \). A function name, an argument, and the return value is sufficient ingredients to form a label, since each module has its own transition step independent to each other. In other words, state transitions (register map transition) are independently performed.

Nondeterministic and relational semantics for basic modules allow such communication with labels. For module \( A \), it does not have any information on the return value so nondeterministically it assumes that value \( v \) is returned. Conversely, for module \( B \), it does not know what argument would be assigned so it also assumes that an argument \( a \) is assigned. When combining two modules, we semantically check that two transition steps and a label match correctly. See 2.2.5 for formal definitions for such semantics.
Notice that in our semantics, the label associated with a transition of a module can contain multiple defined methods. Why do we need such a definition for a transition of a module? Consider a module composition as shown in Figure 3 where rule $r$ in module $A$ calls method $f$ in module $B$, and $f$ also calls method $g$ in $A$ once more. For module $A$, we need to reflect two transition steps: one for rule $r$, and the other for method $g$, because when $r$ calls method $f$ of module $B$, then it in turn calls $g$ of module $A$. This is made possible by having a combined transition for the rule $r$ and method $g$. This combined transition will combine with a transition denoting method $f$ in module $B$. We will discuss how to give a combined transition consisting of transitions of multiple methods and rules next.

2.2.5 Semantics for a Hierarchy of Modules

We thus define the semantics of a hierarchy of modules, which combines several transitions of methods and rules into one transition. For each constructor of a module hierarchy, we provide the semantics via judgments in the form of labeled transitions. The labels of the transition is given by $\langle \ell, ds, cs \rangle$, where $ds$ denotes the methods defined by the module that are taking part in the transition and $cs$ denotes the methods of other modules being called in this transition. Both $ds$ and $cs$ have the arguments and return values of each of the methods in them. We call a label empty when it is $\langle \_, \{\}, \{\} \rangle$ and denote it by $\epsilon$.

The judgment for the semantics of a hierarchy of modules is given by $o \xrightarrow{\ell, ds, cs} n$ where $m$ is the hierarchical module undergoing the transition, $o$ is the old state mapping, $n$ the new state mapping, $\ell$ is either $\text{Rule}(g)$ or $\text{Meth}$, $ds$ the defined methods in this transition, and $cs$ the called methods in this transition. The function $\text{apply } o u$ applies the register updates $u$ on the register mapping $o$, as follows:

\[
\text{apply } o [] = o \\
\text{apply } o ((r, v) :: u) = \text{apply } (o[r := v]) u
\]

There are three judgments for the semantics for hierarchy of modules. The first one is for a single basic module; we get the semantic by naturally lifting the semantics for basic modules (SingleModule). A semantic for method-hidden module is also defined easily by checking whether each method in $ds$ belongs to the filter (HideModule).

\[
\text{SingleModule} \quad o \vdash M \xrightarrow{\ell, ds, cs} u \\
\xrightarrow{o \xrightarrow{\ell, ds, cs} \text{apply } o u}
\]

\[
\text{HideModule} \quad o \xrightarrow{\ell, ds, cs} n \\
\xrightarrow{\langle f, \_, \_ \rangle \in ds \Rightarrow f \in h}
\xrightarrow{o \xrightarrow{\ell, ds, cs} \text{apply } o u}
\]

Finally, we give an judgment for combined modules, where both two modules undergo transitions. The rule or method of one module calls the methods of another module, which in turn can call methods of the first module. Note that the only
judgment for combined modules includes the case where one module progresses while another one remains the same, since it is exactly the “EmptyMeth” case.

We define a predicate called \texttt{defCallEq} to denote that the argument and return value of a called method in a judgment used for module composition is exactly equal to the defined method’s argument and return value, respectively. This is useful in defining the judgment for combined modules.

\[
\text{defCallEq } fs \; ds \; cs := \forall f \in fs. \langle f, \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \rangle \in cs \Rightarrow \\
\langle f, \_\_ \_ \_ \_ \_ \_ \_ \_ \_ \_ \rangle \in ds \land \forall a. \forall v. \langle f, a, v \rangle \in ds \iff \langle f, a, v \rangle \in cs
\]

The function \texttt{rmMeths} \( x \; y \) removes the methods of \( x \) that also occur in \( y \). The sets \( x \) and \( y \) are 3-tuples \( \langle f, a, v \rangle \) where \( f \) denotes the method-name, \( a \) the argument and \( v \) the return value. \texttt{rmMeths} matches for common method names; the arguments and return values can be different.

\[
\text{rmMeths } x \; y := \{ \langle f, a, v \rangle | \langle f, a, v \rangle \in x \land \langle f, 0, 0 \rangle / \in y \}
\]

We are now in a position to combine transitions from two different modules. Note that once a defined method is called by an action in another module, it can no longer be called by any other action taking part in the same overall transition; the defined method is effectively hidden.

\[
\begin{align*}
& o_1 \xrightarrow{\ell_1, ds_1, cs_1} n_1 \quad o_2 \xrightarrow{\ell_2, ds_2, cs_2} n_2 \\
& \neg(\exists g_1. \ell_1 = \text{Rule}(g_1) \land \exists g_2. \ell_2 = \text{Rule}(g_2)) \\
& \text{Combine} \quad \text{defCallEq (defs } m_2) \; ds_2 \; cs_1 \quad \text{defCallEq (defs } m_1) \; ds_1 \; cs_2 \\
& o_1 \uplus o_2 \xrightarrow{\ell, ds, cs} n_1 \uplus n_2
\end{align*}
\]

where \( \ell = \text{if } \ell_1 = \text{Rule}(_) \text{ then } \ell_1 \text{ else if } \ell_2 = \text{Rule}(_) \text{ then } \ell_2 \text{ else Meth} \)

\[
\begin{align*}
& cs = \text{rmMeths } cs_1 \; ds_2 \cup \text{rmMeths } cs_2 \; ds_1 \\
& ds = \text{rmMeths } ds_1 \; cs_2 \cup \text{rmMeths } ds_2 \; cs_1
\end{align*}
\]

\textbf{2.2.6 Transition Closure}

From a judgment representing single-step module evolution, we can build a judgment capturing arbitrary-length evolutions.

\textbf{Definition 1. Transitive-Reflexive Closure:} If module \( m \) steps from state \( o \) to a state \( n \) using zero or more transitions, then we say that \( o \xrightarrow{\sigma}^* n \), where the label \( \sigma \) is a sequence of labels given by the concatenation of all non-empty labels generated in \( m \) during the course of the transitions.
Definition 2. Evolution of \( m \): If \( m \) steps from its initial state to a state \( n \) using zero or more transitions, then we say that \( m \to^* \langle n, \sigma \rangle \), where the label \( \sigma \) is a sequence of labels given by the concatenation of all non-empty labels generated in \( m \) during the course of the transitions.

\[
\begin{array}{c}
\text{*Empty} \quad \frac{\sigma \to^* n \quad n \to^m n'}{\sigma \to^m n'} \\
\text{*NonEmpty} \quad \frac{\sigma \to^m n \quad \alpha \to^m n'}{\alpha \neq \epsilon}
\end{array}
\]

2.3 Trace Refinement for LTS

We need a notion of when one LTS implements another. A system that produces identical labels as another under all circumstances, and has a mapping from its state to the other’s state can be considered as safe substitutes for one another. We will define an asymmetrical notion of compatibility:

Definition 3. Let two LTSes \( m_1 \) and \( m_2 \) have the same label set \( L \subseteq \{ \langle \ell, ds, cs \rangle \} \) (i.e., same set of defined and called methods). Let \( \rho : L \to L \) be a function that is able to replace labels with alternative labels, or erase them altogether (i.e., make the label empty). We say that \( m_1 \) trace-refines \( m_2 \) w.r.t. \( \rho \), or \( m_1 \sqsubseteq_\rho m_2 \), if:

\[
\forall s_1. \forall \sigma. \quad m_1 \to^* \langle s_1, \sigma \rangle \Rightarrow \exists s_2. \quad m_2 \to^* \langle s_2, \hat{\rho} \sigma \rangle
\]

All \( \epsilon \)-labels in \( \rho \) is dropped before they are replaced by the mapping of \( \rho \) on it, and labels mapped to \( \epsilon \) by \( \rho \) are also dropped. \( \hat{\rho} \) is the overloaded version of \( \rho \) for a sequence of labels when applied to \( \sigma \).

As a shorthand, we write \( m_1 \sqsubseteq m_2 \) for \( m_1 \sqsubseteq_{id} m_2 \), for \( id \) an identity function, forcing traces in the two systems to match exactly. Under this notion of identical traces, we say that \( m_1 \) is sound w.r.t. \( m_2 \).

2.3.1 Lemmas for Easy Trace Refinement Proofs

The trace refinement definition presented in the previous section is general, but is practically hard to use. Often, every transition step that an implementation makes can be made to map to a transition step of the specification. In this case, we can have a weaker theorem for trace refinement.

Lemma 1. If there is a mapping \( f \) from any state of the implementation \( A \) to a state of the specification \( B \), and for every transition step that the implementation takes, going from state \( s_A \) to \( s'_A \) producing label \( \ell \), there is a transition step in the specification from state \( (f s_A) \) to state \( (f s'_A) \) producing label \( (g \ell) \), then \( A \sqsubseteq_B B \).
The above theorem is still not very useful. According to this theorem, we have to prove the existence of mapped labels for all possible labels that the implementation can produce. More specifically, since labels can be produced by combined transition, we need to provide a mapping for all possible legal combinations of individual transitions. For example, if a module has two rules and three methods, we should give a mapping for each combined transition formed from the 3 methods with any one rule, or no rule, leading to a total of 24 combined transitions.

However, if there is a mapping from each rule and each method of the implementation to a rule or a method, respectively, of the specification, then we do not have to give a mapping for each combined transition; it would suffice to give a mapping for transitions comprising just individual rules or methods. However, in the implementation, a rule (or a method) can call methods of other modules – only the semantics obtained by inlining the called methods can match the semantics of the rule (or method) of a specification. These conditions are summarized in the following theorem:

**Lemma 2.** If there is a mapping \( f \) from any state of the implementation \( A \) to a state of the specification \( B \), and

1. for every “simple” transition step that the implementation takes, going from state \( s_A \) to \( s'_A \) producing label \( \langle \text{Rule}(x), \{ \}, cs \rangle \), there is a rule \( y \) in the specification from state \( (f s_A) \) to state \( (f s'_A) \) producing label \( \langle \text{Rule}(y), \{ \}, cs \rangle \), and
2. for every “simple” transition step that the implementation takes, going from state \( s_A \) to \( s'_A \) producing label \( \langle \text{Meth}, \{ \langle h, a, v \rangle \}, cs \rangle \), method \( h \) in the specification also takes the state state \( (f s_A) \) to \( (f s'_A) \) producing label \( \langle \text{Meth}, \langle h, a, v \rangle , cs \rangle \),

then \( A \sqsubseteq B \).

### 3 Examples for the LTS Language

In this chapter we give two examples which employ the LTS language. We first present a simple one-element FIFO in Section 3.1. With this example we will have a better understanding for evaluating an action. Then we present a decoupled modular processor in Section 3.2. The processor consists of three modules - the main core, register file, and data memory. We will show that the composed processor is an implementation of sequential consistency.

#### 3.1 An One-Element FIFO

FIFO (First-In-First-Out) is a simple structure that allows elements to be saved temporarily and ensures them to be used in order. In this section, we present the module definition for an one-element FIFO. The FIFO has only one element, which indicates that an old element is overwritten when we request to push a new element.

FIFO can be easily defined by the LTS language. We will have a register which holds the only element. With the register we can define \( \text{enq} \) and \( \text{deq} \) which requests
to push a value and to pop the value, respectively. The following defines the FIFO module $F$:

\[
\begin{align*}
\text{regs } F &= \langle \text{data, 0} \rangle :: [] \\
\text{rules } F &= \{ \} \\
\text{defs } F &= \langle \text{enq, enqBody} \rangle :: \langle \text{deq, deqBody} \rangle :: []
\end{align*}
\]

\[
\begin{align*}
\text{enqBody} &::= \lambda x. (\text{data} := x; \text{return}(0)) \\
\text{deqBody} &::= \lambda _. (\text{return}(\text{data}))
\end{align*}
\]

We have the only one register $\text{data}$ which holds the data. There are no rules in $F$. Two methods $\text{enq}$ and $\text{deq}$ are defined so they push and pop the data respectively.

Now we can prove a simple property of $F$ that when we enqueue an element and dequeue right away, we may get the same element value. The theorem is stated as follows:

**Theorem 1** (A property of $F$). $\forall o. \forall u. \forall v. o \vdash \text{enqBody} v \xrightarrow{1} \langle u, \_ \rangle \Rightarrow \text{apply } o \ u \vdash \text{deqBody} \xrightarrow{1} \langle \_, v \rangle$

The proof is straightforward by the inference rules for actions. We first derive $u = \langle \text{data, v} \rangle :: \{ \} $ with the inference tree for $\text{enqBody}$, and substitute $u$ to the inference tree for $\text{deqBody}$ to derive that the return value equals $v$, as follows:

\[\text{ActionWriteReg} \quad \text{ActionReturn} \quad \frac{o \vdash \text{return}(0) \xrightarrow{1} \langle \{\}, 0 \rangle}{o \vdash \text{data} := v; \text{return}(0) \xrightarrow{1} \langle \langle \text{data, v} \rangle :: \{\}, 0 \rangle}\]

Figure 4: Inference tree for $\text{enqBody}$

\[\text{ActionReturn} \quad \frac{\text{apply } o (\langle \text{data, v} \rangle :: []) \vdash \text{return}(\text{data}) \xrightarrow{1} \langle \{\}, v \rangle}{\text{apply } o (\langle \text{data, v} \rangle :: []) \vdash \text{return}(\text{data}) \xrightarrow{1} \langle \{\}, v \rangle}\]

Figure 5: Inference tree for $\text{deqBody}$

### 3.2 A Decoupled Modular Processor and Sequential Consistency

In this section we first modularly define components for a simple processor. As seen in Figure 6, the target processor comprises of the execution core, register file, instruction memory, and data memory. Finally we build the final processor by composing three modules: core, register file, and data memory.

Next we give a proof that the composed processor implements sequential consistency, by defining a specification module which defines sequential consistency and proving the trace refinement between them.
3.2.1 A Decoupled Modular Processor

We introduce a number of simplifications which makes the proof easier:

- We do not have an instruction memory as a module; instead, we assume that there is a decode function \( \text{dec} \) parameter, which takes the Program Counter (PC) address as an argument and returns the instruction. In Coq, \( \text{dec} \) is passed as a Gallina term.

- We only have three kinds of instructions - \text{load}, \text{store}, and \text{halt}; this captures all the instructions relevant to Sequential Consistency.

- Lastly, we have no buffers (FIFOs) between any two components, which implies that there are no cycle delays for the register file or the memory. It simplifies the refinement proof since we do not have to introduce empty steps (c-labeled) to match progress steps.

**Core** The main core has a register \( \text{pc} \) which acts as PC, and a rule \( \text{procExec} \) for executing an instruction with respect to \( \text{pc} \). \( \text{procExec} \) first decodes the instruction \((\text{dec } \text{pc})\), where \( \text{dec} \) is given as a parameter, and checks whether the instruction is \text{load}, \text{store}, or \text{halt} by seeing its opcode which is then handled accordingly. The formal definition for such a core \( \mathcal{P} \) is given as follows:

\[
\begin{align*}
\text{regs } \mathcal{P} &= \ \text{pc} :: [] \\
\text{rules } \mathcal{P} &= (\text{procExec } \text{dec}) :: [] \\
\text{defs } \mathcal{P} &= \ \{ \}
\end{align*}
\]
(procExec dec) := \lambda_.
if opcodeOf (dec pc) = load
then let v = ReqLd(addrOf (dec pc));
    let _ = RfWrite(regOf (dec pc), v);
    return(0)
else if opcodeOf (dec pc) = store
then let _ = ReqSt(addrOf (dec pc), valOf (dec pc));
    return(0)
else let _ = Halt();
    return(0)

The core \( \mathcal{P} \) may call a number of methods depending on the instruction. For instance, when \( \text{dec pc} \) is a load instruction, we first call \text{ReqLd} to bring the loaded value from the memory, and call \text{RfWrite} to save the value to the target register. All necessary information - address, register name, and store value - is included in \( \text{dec pc} \), where we can access their value by \text{addrOf}, \text{regOf}, and \text{valOf}.

**Register File and Memory** Register file and memory are implemented by a register storing a vector (which is a primitive expression in our LTS language). Register file has two methods \text{RfRead} and \text{RfWrite} for reading and writing register values, respectively. Memory also has two methods \text{ReqLd} and \text{ReqSt} for reading and writing values for addresses, respectively. Recall that all methods have no delays, i.e., requests are handled and values are returned immediately.

### 3.2.2 A Specification Module: Sequential Consistency

In order to prove the processor implements Sequential Consistency (SC), we first have to formally define what it is. There are a number of ways to define SC, in this paper, we give the definition by implementing a module which will act as a specification for SC.

The module \( \mathcal{S} \) has three registers: a program counter, a register file and a memory. It has only one rule \text{scExec}, similar to the rule \text{procExec} in the core \( \mathcal{P} \) in the previous section. \text{scExec} exactly does the same thing as \text{procExec} does. \( \mathcal{S} \) also gets \text{dec} as an argument to support the definition of \text{scExec}. It is defined formally as follows:

\[
\begin{align*}
\text{regs } \mathcal{S} & \quad = \quad \text{pc} :: \text{rf} :: \text{mem} :: [] \\
\text{rules } \mathcal{S} & \quad = \quad (\text{scExec } \text{dec}) :: [] \\
\text{defs } \mathcal{S} & \quad = \quad {}
\end{align*}
\]

(sExec dec) := \lambda_.
if opcodeOf (dec pc) = load
then let v = mem (addrOf (dec pc));
    rf := rf[regOf (dec pc) := v]
    return(0)
else if opcodeOf (dec pc) = store
then mem := mem[addrOf (dec pc) := valOf (dec pc)];
    return(0)
else let _ = Halt();
    return(0)
Notice that \( SC \) is basically a syntactically inlined version of the processor. That is, we can build \( SC \) by composing all registers in modules in \( P \), inlining all methods bodies in each module.

3.2.3 Refinement Proof

Equipped with the definitions for the processor and \( SC \), our goal is to prove that the processor \( \sqsubseteq SC \).

We use Theorem 2 for the proof. A register map should be defined to use this theorem; in this case, the map is like an identity function. This is because the registers in \( SC \) are exactly same as the composed ones in each module in the processor.

The only proof burden is to prove two itemized conditions in Theorem 2. However, it can be proven easily in this case since the two rules \( \text{procExec} \) and \( \text{scExec} \) have a similar structure; \( \text{scExec} \) is a syntactically inlined version of \( \text{procExec} \), as mentioned in Section 3.2.2. And, the action in each of the methods of the processor maps exactly to those in \( SC \).

4 Future Works

There are two areas to expand this work: one is to develop lemmas and LTac tactics for easy verification of LTS in Coq, and the other is to verify the real-world hardware systems using this theory.

In spite of having designed and proved several lemmas, and developed several custom proof tactics for automation, we are still seeing a lot of proof processes should be abstracted and automated. This proof engineering will be performed during the verification for complex hardware systems. Our development is currently hosted in http://github.mit.edu/joonwonc/LtsLanguage.

Currently we aim to verify the sequential consistency of complex out-of-order processor connected to a multi-level coherent cache hierarchy. We expect that with our current modular syntax and semantics, verifying out-of-order processor and cache coherence protocol can be done modularly, which makes the whole system proof tractable. The CAV paper we attached describes the actual steps for verifying such a complex processor.

References

